FIG. 1



FIG. 2


Context 0 foreground
Context 1 (na) - to foreground - to background
Context 2 foreground
Context 3 background
Context 4 foreground
Context 5 foreground
Context 6 background
Context 7 background
Clr fg
78
Relinquish
80
82
Init
76
Preempt
77
74
Wait
wt
73
72
71
70
69
66
Preempt
64
7
68
Slice
62
60
Wait
58
56
Preempt
54
53
52
Signal
47
46
48
Slice
50
LEGEND
Rf: Running, foreground
PF: Preempted, foreground
Rb: Running, background
Rb preempted by Rf
Qb: Queued, background
Activation Event
44

FIG. 3


86
status bits per context
Event Status [7:0]
94
bits = 1 indicate asserted activation events
ACT
92
= 1 if context is active
84
control bits per context
Event Mask [7:0]
90
bits = 1 enable corresponding activation events
FG
88
= 1 if context is in foreground

FIG. 4A



TO FIG. 4B


FROM FIG. 4A
ResetIn
120
HwReset
ClocksIn
122
HfOsc, LfOsc
EventsIn
124
ExtEvent
140
ClkCctl
Sleep
Clock_Generator
106
ClkSeq
ClkDcd
ClkDP
Mr, Mf, Qr, Reset, Wake
141
CctlSeq
Context_Controller
110
Event
CctlDP
143
AckEv, ClearCy, CsLoad, CsStore, SetCy
128
IOports
130
HostInterface
AckInst, ClearFG, InitInst, LoadMask, SetFG, SignalInst, Sleep, Wait
Mr, Mf, Qr, Qf, Reset
114
Data_Path_and_Interface_Resources
/*ALU, condition codes, central registers, control registers, file registers, software flags, memory bus (data store) interface, serial & parallel ports, timers, coprocessor interface, I/O bus (host) interface, etc. */
InstCctl
142
'Data path, memory, and I/O reference instructions'
CsLoad, CsStore, InitSeq
Mr, Mf, Reset
108
Sequencer
InstSeq
Instruction_Decoder
InstDP
112
Mr, Qr, Reset
BcInst, SkpInst, VecInst
116
ToCS
CSaddr
118
FromCS
CSdata
126
MemoryBus
132
CoprocessorInterface
Control Store
117
Data Store
127

FIG. 4B

FIG. 5


ClkCctl
140
block Context_Controller
110
[Sleep]
1(1)
156
ClkSyn
Mr,
Reset
154
ClkPri
158
124
AsyncEvents
EventsIn
150
Event_Synchronizer
(1,1)
[ExtEvent]
CsLoad,
CsStore,
InitSeq
160
141
PriSeq
CctlSeq
Mr,
Mf, Qr,
Reset,
Wake
SyncEvents
166
152
162
InstPri
Event_Prioritizer
(1,1)
[Event]
142
InstCctl
AckInst,
ClearFG,
InitInst,
LoadMask,
SetFG,
SignalInst,
Sleep, Wait
[Event]
164
PriDP
AckEv,
ClearCy,
CsLoad,
CsStore,
SetCy
CctlDP
143

FIG. 6


1(1)
process Event_Synchronizer
150
signal EndMark, ResetMark ;
signalset EndMark, ExtEvent,
Mr, Reset, ResetMark ;
dcl c# CtxNum ;
dcl e# EventNum ;
/* This process synchronizes events originating outside of the DISC core to the leading edge of Mr. The assertion of each external event is indicated by an ExtEvent signal. The parameters of the signal provide the target context and event numbers.
ExtEvent signals are saved in the process' input queue until receipt of signal Mr from the Clock_Generator block. The end of the input queue is marked and all ExtEvent signals queued ahead of the EndMark are copied to Event signals and sent to the Event_Prioritizer process, where they are handled at the next Mr. */
200
201
202
204
Hold_Events
206
Mr
ExtEvent
208
210
EndMark to self
212
Pass_Events
214
ExtEvent (c#, e#)
EndMark
216
218
Event (c#, e#)
Hold_Events
220
222
-
*
224
Reset
226
ResetMark to self
228
Flush_Events
230
ResetMark
232
Hold_Events
234

FIG. 7A1



TO FIG. 7A2

FIG. 7A2


FROM FIG. 7A1
254
init
255
act := 0x80,
ctx := 7,
fg := 0xFF,
256
asleep := false,
csw := false,
idle := false
257
events := 0x00,
waited := 0x00,
mask := 0x00,
258
evMask(0,1,2,
3,4,5,6,7)
:= 0x00,
evStatus(0,1,2,
3,4,5,6,7)
:= 0x00
259
curBg := 0,
sliceCount :=
import(slice)
260
262
InitSeq(7)
264
ClearCy(7)
export
asleep, csw,
ctx, events,
266
idle,
mask,
nctx
267
268
CsLoad(7)
via PriSeq
270
Running
*
272
Reset
274
ResetMark
to Self
276
Flush_Signals
278
ResetMark
280
init
282


2(4)
process Event_Prioritizer
152
Running, Idle
284
SignalInst (c#, e#)
286
Event (c#, e#)
288
(evStatus (c#)) (e#) := 1
302
evMask (ctx) := val
304
LoadMask (val)
290
ClearFC
294
fg(ctx) := 0
306
fg(c#) := 1, act(c#) := 1
308
InitInst (c#)
296
SetFC
298
fg(ctx)
310
(=0)
(=1)
fg(ctx) := 1, sliceCount := import(slice)
316
-
318
InitSeq(c#), SetCy(c#)
314
Mr
292
import (ien)
293
events := evStatus(ctx), mask := evMask(ctx)
321
prev := ctx, ctx := nctx, csw := false,
320
export csw, ctx, events, mask
322
A
-
312
AckInst, Sleep, Wait
300
TO FIG. 7B2

FIG. 7B1


FROM FIG. 7B1
A
asleep
324
(true)
(false)
Sleeping
338
Wake
340
asleep := false
342
export asleep
344
Running
346
sliceCount := import(slice)
335
curBg := (curBg + 1) mod 8,
334
fg(ctx)
326
(=0)
(=1)
act(ctx)
328
(=1)
(=0)
sliceCount := sliceCount - 1
330
sliceCount
322
(=0)
(>0)
Prioritize
336

FIG. 7B2

FIG. 7C


process Event_Prioritizer 152
3(4)
Prioritize
350
AckInst (e#)
352
360
Wait
366
Sleep
(evStatus(prev)) (e#) := 0
354
362
waited(prev):= 1
368
asleep := true
Qr
380
AckEv (prev, e#)
356
364
-
370
export asleep
waited(ctx)
382
-
358
372
Sleep
(=0)
(=1)
374
-
act(ctx) := 0, waited(ctx) := 0
384
c# := 0
386
c# := c# + 1
392
act(c# := if (evMask(c#) and
388
evStatus(c#)) = 0 then act(c#) else 1 fi
389
else
c#
390
(=7)
sel_ next
394

FIG. 7D1



TO FIG. 7D2

FIG. 7D2


FROM FIG. 7D1
A
B
464
idle
(true)
(false)
idle := true,
csw := true
442
idle := false,
csw := true
466
csw := true
474
export idle, csw
444
export idle, csw
468
export csw
476
CsSave(ctx)
via all
446
CsLoad
(nctx)
via all
470
CsLoad
(nctx)
via all
478
Idle
448
Running
472
CsSave
(ctx)
via all
480

FIG. 8


500
Execute Cycle (ien=true) with Context Switch
502
Execute Cycle without Context Switch; or Stall, Stretch or Idle cycle (ien=false)
504 MCLK
506 QCLK
508 CSW
510 CTX[2:0]
512 NCTX[2:0]
514 Context Switch at Controller
516 Context Switch on Data Path
Mr
Mf
Qr
Qf
517
518
519
520
522
524
526
528
530
532
533
534
536
538
540
542
indicates Context Switch
Current Context Number
Next Context Number (unchanged unless context switch)
synchronize activation events at Mr
prioritize & select next context
new NCTX and CSW at Mf
new CTX, negate CSW at Mr, first execute cycle of next context
start executing last instruction before switch, close source latches at Mf
start read of next context's state at Mf
synchronous write of old context state & destinations at Mr, start execution of next context

FIG. 9


500
Execute Cycle (ien=true) with Context Switch
502
Execute Cycle without Context Switch; or Stall, Stretch or Idle cycle (ien=false)
504 ~ MCLK
506 ~ QCLK
508 ~ CSW
510 ~ CTX[2:0]
512 ~ NCTX[2:0]
514 ~ Context Switch at Controller
516 ~ Context Switch on Data Path
Mr
Mf
Qr
Qf
517
518
519
520
522
524
526
528
530
532
533
534
535
537
538
540
541
543
indicates Context Switch
Current Context Number
Next Context Number (unchanged unless context switch)
Next Context Number
Current C#
Next C#
synchronize activation events at Mr
prioritize events & latch at Qr
new NCTX, and CSW at Mf
restore NCTX for Qf to Mr
new CTX and NCTX, negate CSW at Mr, first execute cycle of next context
start executing last instruction before switch, close source latches at Mf
read new ctx state to hold latches at Qf
write old context dst(s) at Mr
transfer hold latches to working registers at Mr, start execution of next context

FIG. 10


594
ACT[c] to Context Prioritizer
596
to bit n of EVENTS C-group for Context c
590
ACT Flip-Flop
588
INIT c
Set
Clear
D
Ec
Ck
586
NOT
584
OR
Qr
518
591
other activation events for Context c
580
AND
582
AND
592
NOT
558
Context c Event Mask bit [n]
570
Event Flip-Flop
578
Wait Flip-Flop
Clear
(1)
574
OR
517
Mr
568
OR
562
Synchronizer
517
Mr
560
XOR
572
AND
576
AND
564
Detect 0->1 Transition
566
Detect 0->1 Transition
550
External Event Signal
551
Selectable Inversion (from control reg)
552
SIGNAL c, n
553
Internal Event Signal
554
ACK n
555
Reset
556
Context c running
557
WAIT Strobe or side-effect

FIG. 11


600
SKPx
602
603
604
605
0 0 1
Test Operation
C-group
Mask Value
SKP0 - skip if any bits = 1
0 0 0 0 0 0
AFLAG - set flag values
SKP1 - skip if all bits = 0
0 0 1 0 1
EVENTS - activation events (pre-Event Mask)
608
SKP2 - skip if all bits = 1
0 1 0 1 0
DBL0 - low-order byte of data bus
SKP3 - skip if both 0s & 1s
0 1 1 1 1
DBH1 - high-order byte of data bus
SKP4 - skip if Cgroup=Mask
1 1 0
602
612
613
610 VECTOR
0 0 1 1 1 1 1
Vector Base (address bits 16:7)
622
623
624
625
620 SIGNAL
1 1 1 1 1 1 1 1 0 0
Event Number
Context Number
622
632
624
630 ACK
1 1 1 1 1 1 1 1 0 1 0
not used
Event Number
622
642
625
640 INIT
1 1 1 1 1 1 1 1 0 1 1
not used
Context Number
622
652
653
650 STROBE
1 1 1 1 1 1 1 1 0 1
Control Function
654 WAKE - clear ACT bit
0 0 0 0 0 1
655 SETFG - set FG bit
0 0 0 1 0
656 CLRFG - clear FG bit
0 0 0 1 1
657 SLEEP - begin sleep
1 1 1 1 1

FIG. 12


661 control store accessed using even (word) addresses
16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
664
CSAddr[16:1]
625
Context #
624
Event #
613
Vector Base address [16:7]
660 Memory Address Bits
662 Control Store Address
666 INIT Instruction
668 VECTOR Instruction

FIG. 13


Initialization Vectors
CS Word Addr
678
670
Context 0 Initialization Vector
0000
671
Context 1 Initialization Vector
0004
672
Context 2 Initialization Vector
0008
673
Context 3 Initialization Vector
000C
674
Context 4 Initialization Vector
0010
675
Context 5 Initialization Vector
0014
676
Context 6 Initialization Vector
0018
677
Context 7 Initialization Vector
001C

FIG. 14


690
Vector Table in Control Store
Base (addr=0 mod 64)
680
Base + 8 words
681
Base + 16 words
682
Base + 24 words
683
Base + 32 words
684
Base + 40 words
685
Base + 48 words
686
Base + 56 words
687
Base + 64 words
688
Handler for vectored event 0
Handler for vectored event 1
Handler for vectored event 2
Handler for vectored event 3
Handler for vectored event 4
Handler for vectored event 5
Handler for vectored event 6
Handler for vectored event 7
1-of-8 branch
Vector Base (from instruction word)
613
address bits 16:7
base || event ||000
692
address bits 6:4
lowest, non-masked Event Number (from context controller)
694